• Online Training
  • Training
  • Cryptography and Hardware Security in Cyber Physical Systems

Cryptography and Hardware Security in Cyber Physical Systems

Dr. Debdeep Mukhopadhyay, Dr. Shivam Bhasin, Sayandeep Saha

register Now
debdeep_sayandeep_shivam online training

Trainer Names: Dr. Debdeep Mukhopadhyay, Dr. Shivam Bhasin, Sayandeep Saha
Title: Cryptography and Hardware Security in Cyber Physical Systems
Duration: 4 Days
Dates: 13th - 16th August 2020
Time: 10.00 AM to 2.00 PM
Type: Online Training on Zoom platform


Cyber Physical Systems (CPS) is a close association between computational and communication blocks (referred to as cyber) and components for sensing real data and actuating thereof (referred to as physical). While CPS a tremendous enabler to improved quality of living conditions around the world, the combination of physical systems with the cyber world pose threats which if not catered can lead to catastrophic consequences.

The subsystems involved in the CPS are at a larger exposure with an adversary increasing the feasibility of physical attacks which can jeopardize security. The extreme longevity of CPS also necessitates the ability of the CPS components for enduring new attacks which are constantly being surfaced. What makes security in CPS all the more challenging is that these threats and security challenges are often to be mitigated in extreme constrained environments due to factors low-cost and low-energy specifications. 

In this course, we shall take a holistic look at security, starting from theoretical foundations of Cryptography to Advanced Topics of Hardware Security to learn how the ciphering algorithms are realized on actual hardware. The course shall discuss on fundamental blocks like Symmetric Key Encryptions and Asymmetric Key Encryptions, along with discussions on attacks (cryptanalysis) of these techniques. The course shall then discuss about lightweight hardware implementations of such ciphers, targeting FPGA based solutions as a popular design platform. The course then discusses on several hardware attacks, called side-channel-attacks, which are based on monitoring the power/electromagnetic radiations from the enciphering hardware. As CPS devices have to operate in rugged environment, fault tolerance and the effect of this on hardware security will also be deliberated in the course.

The talk will also focus on suitable countermeasures to resist such attacks. Finally, as the CPS is made of several heterogenous devices authentication among these devices is of paramount importance. While the resource constraints in the CPS nodes often renders classical algorithms an overkill, the physical characteristics of the CPS devices give rise to promising primitives called Physically Unclonable Functions (PUFs) which can be leveraged to achieve authentication protocols suited for CPS. The course concludes with a real life smart-metering example to demonstrate the use of these hardware security primitives in co-ordination.

About Trainers

Debdeep Mukhopadhyay

Debdeep Mukhopadhyay is currently a full Professor at the Department of Computer Science and Engineering, IIT-Kharagpur, India. At IIT Kharagpur he initiated the Secured Embedded Architecture Laboratory (SEAL), with a focus on Embedded Security and Side Channel Attacks (http://cse.iitkgp.ac.in/resgrp/seal/) . Prior to this he worked asAssociate Professor at IIT Kharagpur, visiting scientist at NTU Singapore, a visiting Associate Professor of NYU-Shanghai, Assistant Professor at IIT-Madras, and as visiting researcher at NYU Tandon-School-of-Engineering, USA. He holds a PhD, an MS, and a B. Tech from IIT Kharagpur, India.

Dr.Mukhopadhyay's research interests are Cryptography, Hardware Security, andVLSI. His books include Fault Tolerant Architectures for Cryptography andHardware Security (Springer), Cryptography and Network Security (Mc GrawHills), Hardware Security: Design, Threats, and Safeguards (CRC Press), and Timing Channels in Cryptography (Springer).

He has written more than 150 papers in peer-reviewed conferences and journals and has collaborated with severalIndian and Foreign Organizations. He has been in the program committee of several top International conferences and is an Associate Editor of the International Association of Cryptologic Research (IACR) Transactions of CHES,IEEE Transactions on Information Forensics and Security (IEEE TIFS), ACMTransactions on Embedded Computing Systems (ACM-TECS), ACM Journal of Emerging Technologies in Computing Systems (ACM JETC), Journal of Hardware and Systems Security, Journal of Cryptographic Engineering, Springer. He has given several invited talks in industry and academia, including tutorial talks at premier conferences like CHES, WIFS, VLSID.

Dr. Mukhopadhyay is the recipient of the prestigious Swarnajayanti DST Fellowship 2015-16, Data Security Council of India Award for Cyber Security Education, Young Scientist award from the Indian National Science Academy, the Young Engineer award from the Indian National Academy of Engineers, and is a Young Associate of the Indian Academy of Science. He was also awarded the Outstanding Young Faculty fellowship in 2011 from IIT Kharagpur, and the Techno-Inventor Best PhD award by the IndianSemiconductor Association. He has recently incubated a start-up on HardwareSecurity, ESP Pvt Ltd at IIT Kharagpur (http://esp-research.com/).

Dr. Shivam Bhasin

Dr. Shivam Bhasin is a Senior Research Scientist and Programme manager (Cryptographic engineering) at Centre for Hardware Assurance, Temasek laboratories, Nanyang Technical University ([email protected]), Singapore since 2015. His research interests include embedded security, trusted computing and secure designs. He received his PhD from Telecom Paristech in 2011, Master’s from Mines Saint-Etienne, France in 2008. Before NTU, Shivam held position of Research Engineer in Institut Mines-Telecom, France. He was also a visiting researcher at UCL, Belgium (2011) and Kobe University, Japan (2013). Shivam also taught hardware security as an Adjunct Professor in IIT, Kharagpur, India (2018). He regularly publishes at top peer reviewed journals and conferences. Some of his research now also forms a part of ISO/IEC 17825 standard.

Sayandeep Saha

Sayandeep Saha is a PhD scholar in the Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur. He received his MS degree from the same place in 2016. His research interests include implementation-based attacks, automatic security verification against such attacks, and logic locking.

Sayandeep regularly publishes at top peer reviewed conferences and journals such as CHES, EUROCRYPT, DAC, IEEE TIFS etc. He is one of the winners of the Qualcomm Innovation Fellowship 2017.

Copyright © 2019-20 | Nullcon India | International Security Conference | All Rights Reserved